IRDA Processor Architecture

Dynamic Energy/Speed Control Efficiency

Compiler

Algorithmic Matching Pipelining Compiler

=

• 1 clock cycle reconfiguration
• 3D processing layers from 2D manufacturing
• C compiler | software-definable
• Auto-mapping and timing
• Location-hopping cybersecurity
• Power to time signature masking randomization
• Less energy / variable voltage
• Cookie-cutter core architecture

GPU

Graphics Processing Unit

Great for Specific Tasks

• High energy consumption
• Limited use

FPGA

Field Programmable Gate Array

Fast but Slow to Reconfigure

• Single voltage
• Expensive HDL engineers

ASIC

Application Specific Integration Circuit

Fast for a Single Use

• Non-reconfigurable
• High upfront design cost/time